Logic pattern synchronization

The trigger is made when a signal passed to the logic inputs causes the change of the specified function state for “true” or “false”.

This mode allows “catching” some certain code combinations (e.g. binary address interesting for a user) in the tested signal with a parallel code.



Back to the list

Search by section D.E.V.I.C.E. services


Units Converter

Site map|Privacy policy|Terms of Use & Store Policies|How to Buy|Shipping|Payment|© T&M Atlantic, Inc., 2010-2024