Agilent Technologies Accelerates Early Wireless Design Verification with New Release of SystemVue

Agilent Technologies Accelerates Early Wireless Design Verification with New Release of SystemVue

11/09/2012

Agilent Technologies Inc. announced a new release of SystemVue, Agilent's premier platform for designing communications systems.

Agilent will demonstrate SystemVue 2012.06 along with a range of solutions for everything from circuit-level modeling through system verification for general RF, microwave, 4G communications, and aerospace/defense applications at DAC2012 (Booth 313), June 3-7, in San Francisco. SystemVue 2012.06 will also be demonstrated at IMS 2012/IEEE MTT-S (Booth 1015), June 19-21, in Montréal, Canada. A range of premier partner solutions will be available on Agilent Avenue and throughout the event area.

SystemVue 2012.06 provides deeper design-flow integration of baseband signal-processing tools with intellectual property reference libraries, RF electronic design automation tools and test equipment. The software enables system architects to predict and cross-verify baseband and RF physical-layer performance at earlier phases of the design process, enabling faster deployment of 4G, WLAN and aerospace/defense systems.

SystemVue 2012.06 improves the design flow for new communications systems by creating an effective platform for cross-domain debugging. By bringing target-specific FPGA tools up to the physical layer of the system, HDL designers can validate against accurate RF models and live test and measurement results, for cross-domain modeling.

New SystemVue 2012.06 enhancements for baseband modelers include:

  • A native math language (.m) debugger that enables line-by-line execution with breakpoints and assertions across multiple model objects, while preserving the underlying MATLAB .m format.
  • C++ modeling with Microsoft Visual C++ 2010, the world's leading software IDE. (W1718 C++ Code Generator supports interactive cross-platform debugging, code generation and system-level verification.)
  • VHDL/Verilog verification that adds Aldec Riviera PRO HDL cosimulation.
  • Direct FPGA flow support for Altera Stratix and Cyclone parts, through integration of Altera Quartus with SystemVue's W1717 Hardware Design Kit. (SystemVue now supports vendor-neutral HDL code-generation that integrates directly with both Xilinx and Altera tools.)

"Agilent is committed to accelerating existing development flows for intellectual property," said Frank Ditore, SystemVue product manager at Agilent. "We are bridging the design/test gap for communications ASIC/SoC, DSP and FPGA design through integration of enterprise modeling interfaces and languages with accurate RF modeling and real measurement results. This allows our customers to verify difficult baseband PHYs as early as possible."

Other Enhancements

SystemVue 2012.06 also features updates to several libraries and design personalities as maintenance upgrades. The impacted solutions include:

Additional information

Agilent's SystemVue 2012.06 is available for download at www.agilent.com/find/eesof-systemvue-latest-downloads.

A free, 30-day evaluation copy is available at www.agilent.com/find/eesof-systemvue-evaluation.

More information on SystemVue 2012.06 is available at www.agilent.com/find/eesof-systemvue2012. For a video demonstration, go to www.agilent.com/find/SystemVue2012.06_video.

About Agilent EEsof EDA Software

Agilent EEsof EDA is the leading supplier of electronic design automation software for microwave, RF, high-frequency, high-speed digital, RF system, electronic system level, circuit, 3-D electromagnetic, physical design and device-modeling applications. More information is available at www.agilent.com/find/eesof.

Agilent Technologies Inc., www.agilent.com



Back to the list


Related Information:

Site map|Privacy policy|Terms of Use & Store Policies|How to Buy|Shipping|Payment|© T&M Atlantic, Inc., 2010-2024